

INDEX



A

- Accessing AUX Functions
 - via direct entry, A-3
 - via *DirectSOFT* 5, A-3
 - via the Handheld Programmer, A-3
- Accumulating Fast Timer Instruction, 5-38
- Accumulating Timer Instruction, 5-38
- Accumulator / Stack Load Instructions, 5-48
- Add Binary Instruction, 5-78
- Add Double Instruction, 5-69
- Add Instruction, 5-68
- Agency Approvals, 2-10
- And (Logical) Instructions, 5-60
 - Comparative, 5-30
- And Bit-of-Word instruction, 5-14
- And Comparative Instruction, 5-30
- And Double Instruction, 5-61
- And If Equal Instruction, 5-27
- And If Not Equal Instruction, 5-27
- And Immediate instruction, 5-32
- And Instruction, 5-13
- And Negative Differential Instruction, 5-21
- And Not Bit-of-Word instruction, 5-14
- And Not Immediate Instruction, 5-32
- And Not Instruction, 5-13
 - Comparative, 5-30
- And Positive Differential Instruction, 5-21
- And Store Instruction, 5-15
- ASCII Constant Instruction, 5-112
- ASCII Table, G-1
 - DECIMAL TO HEX TO ASCII CONVERTER, G-2
- ASCII to HEX Instruction, 5-90
- Auto tuning error, 8-47
- Auto Tuning Procedure, 8-44
- Auxiliary Functions, 3-8, A-2
 - AUX 2* — RLL Operations, A-4
 - AUX 3* — V-memory Operations, A-2, A-4
 - AUX 4* — I/O Configuration, A-2
 - AUX 5* — CPU Configuration, A-5
 - AUX 6* — Handheld Programmer Configuration, A-2, A-8
 - AUX 7* — EEPROM Operations, A-2, A-8
 - AUX 8* — Password Operations, A-2, A-9

B

- Binary Coded Decimal Instruction, 5-88
- Binary Instruction, 5-87
- Binary Numbering System, I-2
- Bit Operation Instructions, 5-82
- Boolean Instructions, 5-9
- Bumpless Transfer, 8-2, 8-3, 8-13, 8-26, 8-74

C

- Cables
 - Operator Interface, 2-15
 - Programming Device, 2-15

- Cascade Control, 8–63
 - Tuning, 8–65
- Common Terminals, 2–17
- Communication Ports, 1–13
- Communication Ports Specifications, 4–4
 - pinout diagrams, 3–4
- Communications Problems, 9–7
- Comparative Boolean Instructions, 5–25
- Compare Double Instruction, 5–67
- Compare Instruction, 5–66
- Components, 1–6
- Configuring, E–5
- Connections
 - Power input, 1–8
 - Programming Devices, 1–8
- Connector
 - Common Terminal Concepts, 2–17
 - Connector Removal, 2–6
 - Diagram, 2–17
- Control Relay Bit Map, 3–31
- Converge Jump Instruction, 7–23
- Converge Stage, 7–23
- Converge Stage Instruction, 7–23
- Convergence Jump, 7–20
- Convergence Stages, 7–19
- Converting Number Formats
 - ASCII to HEX (ATH), 5–90
 - HEX to ASCII (HTA), 5–91
- Counter Instruction, 5–41
- CPU
 - Changing Modes, 3–7
 - Features, 3–2
 - Hardware Setup, 3–4
 - Mode Switch, 3–6
 - Operation, 3–11
 - Specifications, 3–3

- Status Indicators, 3–6
- CPU Configuration, A–2, A–5
- CPU Control Instructions, 5–99
- CPU Indicators, 9–1, 9–6
- CPU Scan Time, 3–18

D

- Data Label Instruction, 5–112
 - Example, 5–113
- Data Type Mismatch, I–7
- Decode Instruction, 5–86
- Decrement Binary Instruction, 5–77
- Decrement Instruction, 5–75
- Designing a Successful System, 1–10
- Diagnostics, 9–2
- Dimensions, 2–7
- DIN Rail Mounting Rails, 2–9
- DirectNET*, 4–7
- Disable Interrupts Instruction, 5–109
- Divide Binary Instruction, 5–81
- Divide Double Instruction, 5–75
- Divide Instruction, 5–74
- DL05 Micro PLC
 - Environmental Specifications, 2–10
 - Front Panel, 2–5, 2–7
 - Panel Layout & Clearances, 2–8
- DL05 Micro PLC Error Codes, 9–4
- DL05 PLC Memory, F–2
- Drum Control Techniques, 6–10
- Drum Instruction, 6–12
- Drum Introduction, 6–2
 - Chart Representation, 6–3
 - Terminology, 6–2
- Drum Operation, 6–8

E

Emergency Stops, 2–3
 Enable Interrupts Instruction, 5–108
 Encode Instruction, 5–85
 END Instruction, 5–4, 5–99
 Error Codes
 Pulse Output, E–42
 Error Codes Listing, B–2
 Error Term Selection, 8–33
 European Union (EU) Directives, J–2
 Event Drum Instruction, 6–14
 Using the Handheld Programmer, 6–16
 Exclusive Or Double Instruction, 5–65
 Exclusive Or Instruction, 5–64
 Execution Times, C–2

F

Fatal Errors, 9–2
 Fault, 5–111
 Feedforward Control, 8–68
 For / Next Instruction, 5–101
 Freeze Bias, 8–11, 8–34
 Fuse Protection, 2–11

G

Goto Subroutine, 5–103
 Gray Code Instruction, 5–93

H

Handheld Programmer, A–3, A–8, A–9
 HEX to ASCII Instruction, 5–91
 Hexadecimal Numbering System, I–3
 High-Speed I/O
 Configuring, E–5

 Discrete Inputs with Filter, E–52
 Features, E–2
 High-Speed Counter, E–6
 High-Speed Interrupts, E–44
 I/O points usage, E–4
 Modes, E–4
 Programming, E–11
 Pulse Catch Input, E–49
 Pulse Output, E–24
 Hysteresis, 8–3, 8–13, 8–36, 8–37, 8–38

I

I/O Response Time, 3–15
 I/O Selection Quick Chart, 1–5
 Increment Binary Instruction, 5–77
 Increment Instruction, 5–76
 Initial Stage Instruction, 7–22
 Instruction Execution Times, C–3
 Accumulator Data Instructions, C–11
 Bit Instructions, C–14
 Boolean Instructions, C–3
 Comparative Boolean Instructions, C–4
 CPU Control Instructions, C–15
 Drum Instructions, C–16
 Immediate Instructions, C–10
 Interrupt Instructions, C–15
 Logical Instructions, C–12
 Math Instructions, C–12
 Message Instructions, C–16
 Network Instructions, C–15
 Number Conversion Instructions, C–14
 Program Control Instructions, C–15
 RLL PLUS Instructions, C–16
 Table Instructions, C–14
 Timer, Counter and Shift Register, C–10
 Word Bit Instructions, C–17
 Instruction List, 5–2

- Instructions, 9–12
 - Accumulator/Stack load, 5–47
 - Bit Operation, 5–82
 - Capable of Run Time Edit, 9–14
 - Comparative Boolean, 5–25
 - CPU Control, 5–99
 - Immediate, 5–31
 - Interrupt, 5–109
 - Logical, 5–60
 - Math, 5–68
 - Message, 5–114
 - Network, 5–120
 - Number Conversion, 5–87
 - Program Control, 5–101
 - Stage, 7–21
 - Stage Programming, 7–2
 - Table, 5–96
 - Timer/Counter/Shift Register Instructions, 5–35
- Intelligent Box Instructions, 5–124
 - Analog Helper, 5–126
 - Communication, 5–160
 - Counter, 5–218
 - Discrete Helper, 5–144
 - Math, 5–152
 - Memory, 5–150
- Interrupt Instruction, 5–108
- Interrupt Return Conditional Instruction, 5–108
- Interrupt Return Instruction, 5–108
- Interrupts, 5–108, E–47
 - Disable, 5–109
 - External, 5–109, E–46
 - High-Speed, E–44
 - Timed, E–46
 - Timed Interrupt Program Example, 5–110
- Invert, 5–89
- J**
 - Jump Instruction, 7–7, 7–22
- K**
- L**
 - Load Address Instruction, 5–56
 - Load Double Instruction, 5–54
 - Load Formatted Instruction, 5–55
 - Load Instruction, 5–53
 - Load Label Instruction, 5–97
 - Logical Instructions, 5–60
 - Loop Mode, 8–27
 - Loop Table Word Definitions, 8–20
- M**
 - Maintenance, 9–2
 - Manual organization, 1–2
 - Master Line Reset Instruction, 5–106
 - Master Line Set Instruction, 5–106
 - Math Instructions, 5–68
 - Memory, 1–2
 - EEPROM, 1–12
 - FLASH, 1–12
 - Memory Cartridge, 10–2
 - Battery Back-up, 10–11
 - Clock/Calendar Instructions, 10–13
 - Error Codes, 10–18
 - Firmware Upgrade, 10–5
 - Move Memory Cartridge instruction, 10–15
 - Naming Cartridge, 10–6
 - Time instruction, 10–14
 - Write Enable/Disable Jumper, 10–3
 - Memory Map, 3–22
 - Table, 3–28

Message Instruction, 5–114
 Modbus, 4–6
 Modbus Address Table, 4–11
 Mode of Operation
 at Power-up, 3–7
 Changing, 3–7
 Mode Switch Functions, 3–6
 Motion Control Profile, E–27
 Mounting Guidelines, 2–7
 Using Mounting Rails, 2–9
 Mounting Rail, 2–9
 Move Instruction, 5–96
 Move Memory Cartridge Instruction, 5–97
 Multiply Binary Instruction, 5–80
 Multiply Double Instruction, 5–73
 Multiply Instruction, 5–72, PB 5–72

N

Network Configuration and Connections, 4–4
 Networking Diagrams, 4–5
 Network Instructions, 5–120
 Network Master Operation, 4–14
 Network Slave Operation, 4–8
 NEXT Instruction, 5–101
 No Operation Instruction, 5–99
 Non-fatal Errors, 9–2
 Non-volatile V-memory, F-3
 Not Instruction, 5–18
 Not Jump Instruction, 7–22
 Number Conversion Instructions, 5–87
 Numbering Systems, 3–20, I-1
 Numerical Constant Instruction, 5–112

O

Octal Numbering System, I–4

One Shot Instruction, 5–18
 Or Bit-of-Word instruction, 5–12
 Or Double Instruction, 5–63
 Or If Equal Instruction, 5–26
 Or If Not Equal Instruction, 5–26
 OR Immediate Instruction, 5–31, 5–32
 Or Instruction, 5–11
 Or Instruction (comparative), 5–29
 Or Logical Instruction, 5–62
 Or Negative Differential Instruction, 5–20
 Or Not Bit-of-Word instruction, 5–12
 Or Not Immediate Instruction, 5–31
 Or Not Instruction, 5–11
 Or Not Instruction (comparative), 5–29
 Or Out Immediate Instruction, 5–33
 Or Out Instruction, 5–16
 Or Positive Differential Instruction, 5–20
 Or Store, 5–15
 Out, 5–16
 Out Bit-of-Word, 5–17
 Out Double Instruction, 5–57
 Out Formatted Instruction, 5–58
 Out Immediate Instruction, 5–33
 Out Instruction, 5–57
 Output Data Instructions, 5–48

P

Panel Layout, 2–8
 Parallel Processing Concepts
 Converging Processes, 7–19
 Parallel Processes, 7–19
 Part Number, 1–4, 1–5
 Password, 3–10
 Pause Instruction, 5–24
 PID
 Analog Filter, 8–53

- DirectSOFT* 5 Filter Intelligent Box Instruction, 8–55
 - Error Flags, 8–18
 - Example Program, 8–70
 - Loop Modes, 8–3, 8–27, 8–51, 8–52, 8–64
 - Parameters, 8–32
 - Setup Alarms, 8–35
 - Special Features, 8–51
 - PID Alarms, 8–35
 - Calculation Overflow/Underflow Error, 8–38
 - Hysteresis, 8–38
 - Mode/Alarm Bit Description, 8–23
 - Monitor Limit, 8–35
 - Programming Error, 8–38
 - PV Deviation, 8–36
 - Rate-of-Change, 8–37
 - PID Loop
 - Alarms, 8–13
 - Auto Tuning, 8–40, 8–44
 - Configure, 8–25
 - Features, 8–2
 - Manual Tuning, 8–40, 8–41, 8–45, 8–53
 - Mode, 8–27
 - Operating Modes, 8–14
 - Operation, 8–9
 - Program Setup, 8–70
 - Reverse Acting, 8–12, 8–14, 8–26, 8–40
 - Setup, 8–18
 - Terminology, 8–74
 - Troubleshooting Tips, 8–72
 - PID Mode 2 Word Description, 8–22
 - PID Mode Setting 1 Description, 8–21
 - PLC Numbering Systems, 3–20
 - POP instruction, 5–58
 - Position Algorithm, 8–9, 8–15, 8–75
 - Position Form, 8–9
 - Positive Differential Instruction, 5–18
 - Power Indicator, 9–6
 - Presets
 - Calculating Values, E–10
 - Starting Location, E–9
 - Print Message Instruction, 5–114
 - Product Weight Table, H–2
 - Products and Data Types, I–9
 - Profile, E–29
 - Home Search, E–37
 - Motion Control, E–27
 - Registration, E–29
 - Trapezoidal, E–29, E–31
 - Velocity, E–29, E–39
 - Program Control Instructions, 5–101
 - Program Error Codes, 9–5
 - Error Code Locations, 9–3
 - Program Execution Time, 3–19
 - Application Program Execution Formula, 3–19
 - Program Mode, 3–12
 - Programming Concepts, 1–11
 - Drum Sequencer Programming, 1–11
 - RLL diagram-style programming, 1–11
 - Stage programming, 1–11
 - Programming Methods
 - DirectSOFT* Programming for Windows™, 1–4
 - Handheld Programmer, 1–5
- ## Q
- Quick Start, 1–6
- ## R
- Ramp/Soak Generator, 8–56
 - Controls, 8–59

- DirectSOFT* 5 Ramp/Soak Example, 8–61
 - Profile Monitoring, 8–60
 - Ramp/Soak Flag Bit Description, 8–23
 - Ramp/Soak Table Location, 8–24
 - Relay Ladder, 8–61
 - Table, 8–57
 - Table Flags, 8–59
 - Test Profile with PID View, 8–62
 - Testing, 8–60
 - Rate-of-Change, 8–3, 8–13, 8–14, 8–37
 - Read from Network Instruction, 5–120
 - Real Numbering System, I–5
 - Registration Profile, E–34
 - Relay Output Wiring Methods, 2–20
 - Prolonging Relay Contact Life, 2–22
 - Surge Suppression For Inductive Loads, 2–21
 - Reset Bit-of-Word instruction, 5–23
 - Reset Immediate Instruction, 5–34
 - Reset Instruction, 5–22
 - Reset Watch Dog Timer Instruction, 5–100
 - Reset Windup, 8–10, 8–34, 8–75
 - Retentive Memory Ranges, 3–9
 - RUN Indicator, 9–7
 - Run Mode, 3–12
 - Run Time Edits, 9–14
- S**
- Safety Guidelines, 2–2
 - Scratchpad Memory, 1–9
 - Set Bit-of-Word instruction, 5–23
 - Set Immediate Instruction, 5–34
 - Set Instruction, 5–22
 - Shift Register Instructions, 5–35
 - Shift Register (SR), 5–47
 - Shift Right Instruction, 5–84
 - Shuffle Digits Instruction, 5–94
 - Signed vs. Unsigned Integers, I–8
 - Sinking / Sourcing Concepts, 2–16
 - Special Relays, D–1, D–2, D–3, D–4, E–8
 - Special Relays Corresponding to Error Codes, 9–3
 - Specifications, 2–28
 - D0–05AA, 2–36
 - D0–05AD, 2–32
 - D0–05AR, 2–28
 - D0–05DA, 2–38
 - D0–05DD, 2–34
 - D0–05DD–D, 2–42
 - D0–05DR, 2–30
 - D0–05DR–D, 2–40
 - Environmental, 2–10
 - Input Power, 2–12
 - Square Root, 8–14
 - Stage Counter Instruction, 5–43
 - Stage Instruction, 7–21
 - Stage Programming
 - Convergence, 7–19
 - Emergency Stop, 7–14
 - Exclusive Transitions, 7–14
 - Four Steps to Writing a Stage Program, 7–9
 - Garage Door Opener Example, 7–10
 - Initial Stage, 7–5
 - Introduction, 7–2
 - Jump Instruction, 7–7
 - Parallel Processing Concepts, 7–19
 - Parallel States, 7–12
 - Power Flow Transition, 7–18
 - Program Organization, 7–15
 - Questions and Answers, 7–25
 - Stage Instruction Characteristics, 7–6
 - Stage View, 7–18
 - State Diagrams, 7–3
 - Supervisory Process, 7–17
 - Timer Inside a Stage, 7–13

- Standard Maintenance, 9–2
- Status Indicators, 3–6
- Step Transitions, 6–4
 - Event-Only Transitions, 6–6
 - Instruction Types, 6–4
 - Timer-Only Transitions, 6–4
- Stop Instruction, 5–99
- Store Bit-of-Word instruction, 5–10
- Store If Not Equal Instruction, 5–25
- Store Immediate Instruction, 5–31
- Store Instruction, 5–9
- Store Negative Differential Instruction, 5–19
- Store Not Bit-of-Word instruction, 5–10
- Store Not Immediate Instruction, 5–31
- Store Not Instruction, 5–9
- Store Positive Differential Instruction, 5–19
- Subroutine Return Conditional Instruction, 5–103
- Subroutine Return Instruction, 5–103
- Subtract Binary Instruction, 5–79
- Subtract Double Instruction, 5–71
- Subtract Instruction, 5–70
- Sum Instruction, 5–82
- System Power, 1–9
- System V-memory, 3–26

T

- Table Instructions, 5–96
- Technical Support, 1–2
- Time-Proportioning Control, 8–68
 - On/Off Control Program, 8–69
- Timer Fast Instruction, 5–36
- Timer Instruction, 5–36
- Timer Status Bit Map, 3–32
- Transfer Mode, 8–26
- Trapezoidal Profile, E–30, E–32
- Troubleshooting

- Communications, 9–7
- Debug Special Instructions, 9–12
- Electrical Noise, 9–10
- I/O Point, 9–8
- Program debug, 9–11
- Troubleshooting Guide, E–23
 - HSIO Mode 20, E–23
 - HSIO Mode 30, E–42

U

- Up Down Counter Instruction, 5–45
- Using Pointers, 5–51

V

- V-memory, 3–26
- V-memory Error Code Locations, 9–3
- Velocity Algorithm, 8–9, 8–15, 8–77
 - Velocity Form, 8–12
- Velocity Profile, E–30, E–40

W

- Website, 1–2
- Wiring, 1–12, 2–11
 - Counter Outputs, E–7
 - Encoder, E–3
 - DC Input Wiring Methods, 2–24
 - DC Output Wiring Methods, 2–25
 - Drive Inputs, E–26
 - External Power Source, 2–12
 - Fuse Protection, 2–13
 - High Speed I/O Wiring Method, 2–26
 - Input Power, 2–11
 - Power Input, 1–9
- Write to Network Instruction, 5–122