
Index



I/O examples, F-11-F-19 Δ Convergence Stages, 7-19, 7-25 ASCII Table, H-2 Conventional I/O Numbering, F-2 **CPU** Auxiliary Functions, 3-8, A-2 battery, 9-2 accessing Battery Backup, 3-6 with *Direct*SOFT, A-3 clearing memory, 3-9, A-4 with the Handheld, A-3 Diagnostics, 3-15 features, 3-2, 3-4 В Indicators, 9-9 Mode Operation, 3-12 Bases Mode Switch, 3-4 conventional specifications, F-5 Port 1 Specifications, 3-5 expansion, 4-9, F-8 Port 2 Specifications, 3-5 installing modules, 2-9, 2-11 Scan Time, 3-18 local, 4-9, F-8 setup, 3-7 mounting dimensions, 2-10 clearing memory, 3-9 power wiring, 2-13 initializing system memory, 3-9 setting base jumpers, F-10 Specifications, 3-3 setting switches, 4-11, F-10 Status Indicators, 3-4 Slot Numbering, 2-25 Specifications, 4-5 Diagnostics, 9-3 Battery Dimensions, 2-10 CPU indicator, 9-2 DirectNET, 4-22 replacement, 9-2 DirectNET Port Configuration, 4-24 I/O Modules, Troubleshooting, 9-13 Network Master Operation, 4-30 Network Slave Operation, 4-25 Discrete Input, specifications, 2-28-2-39 Discrete Output, specifications, 2-40-2-54 Clock and Calendar, 3-9 DL405 Aliases, 3-30 Communication Drum instructions, 6-12 ports, 3-5 Drum sequencers, 6-2 setting addresses, 3-10 Drum step transitions, 6-4 Communications, Problems, 9-12 Duplicate Reference Check, A-4 Configuration I/O Emergency Stop Switch, 2-3 automatic check, A-5 selecting a new configuration, A-5 **Error Codes** viewing, A-5 fatal, 9-3

listing, B-2–B-9	J
non-fatal, 9-3	Jump Instruction, 7-7 & 7-24
Program, 9-8 special relays assigned to, 9-5	Jumpers, on bases, F-10
System, 9-7	Jumpers, on bases, 4-11
V-memory locations for, 9-4	Jumpers, on bases, 4-11
European Directives, J-2	L
Expansion Bases, 4-9, 4-10, & F-8 to F-9	Local Bases, 4-9, F-8
F	M
Fatal Errors, 9-3, 9-7	Masked drums, 6-18
Forcing I/O, 3-13, 9-24	Math Instructions, 5-77
G	Memory, G-2 clearing, 3-9
Grounding, 2-6 to 2-7 & 2-8 to 2-9	program memory, A-4 V-memory, A-4
	Control Relay Bit Map, 3-31, 3-33
I	DL350 Memory Map, 3-29
I/O Modules	initializing system memory, 3-9
address switch (base), 4-11, F-10	map, 3-23
configuration, A-5	Scratch Pad Memory, 3-9
power up check, A-5	Stage Bit Map, 3-35 X input/Y output map, 3-30, 3-32
viewing, A-5	MODBUS, 4-22
configuration history, F-2	MODBUS Port Configuration, 4–23
diagnostics, A-5 discrete input specifications, 2-28-2-39	Network Master Operation, 4-30
discrete output specifications, 2-40-2-54	Network Slave Operation, 4-25
example configurations, F-11–F-19	Mode Switch, 3-4
numbering, F-2, F-3	Module Placement, 4-3
placement, 4-3-4-7, F-4-F-6	Module Power Requirement, 4-5
point requirements, F-3	Mounting
I/O Modules Wiring, 2-24, 2-26	Guidelines, 2-4
I/O Response Time, 3-16	Panel, 2-5, 2-7
I/O Wiring Strategies, 2-14	N
Initial Stages, 7-5, 7-23	Netork Address, A-6
Input Modules	Network Address, 3-10
specifications, 2-28-2-39	Non-fatal Errors, 9-3
wiring diagrams, 2-28-2-39	Number Conversions, 5-103
Installation	Numbering Systems
base, mounting dimensions, 2-10 component dimensions, 2-10	BCD, I-5
grounding, 2-4–2-5	Binary, I-2
installing modules, 2-9, 2-11	Floating Point, I-6
local and expansion bases, 4-9, F-8	Hexadecimal, I-3
panel design specifications, 2-4	Octal, I-4
Instruction Set, index table, 5-3	0
Instructions, 5-2	Output Modules
execution times, C-2-C-23	power disconnect, 2-3
stage, 7-23	specifications, 2-40-2-54
stage programming, 7-2	wiring diagrams, 2-40–2-54

Р	Manual, 8-41-8-44
	PID Mode 2 Word Description, 8-23
Part Numbering Scheme, 1-8	PID Mode Setting 1 Description, 8-22
Password Protection, 3-10	PID Position Algorithm, 8-9, 8-15 Position Form, 8-9
PID	PID Velocity Algorithm, 8-9
Analog Filter, 8-54	Algorithm Form, 8–12
Bumpless Transfer, 8–13, 8–27	Velocity Algorithm, 8–15
Cascade Control, 8-63	PLC Numbering System, 3-21
Tuning, 8-65	3 .
Control Introduction, 8–4	Power Budget, 4-5 Example, 4-7
DirectSOFT 5 Filter, 8-55	Power Indicator, 9–10
DL450 Control, 8-6	*
Error Flags, 8-18	Programming
Error Term Selection, 8–33	changing I/O references, A-4 checking for duplicate references, A-4
Example Program, 8-70	checking for duplicate references, A-4
Loop Modes, 8-28, 8-53	clearing memory, A-4
On/Off Control, 8–66	instruction execution times, C-2–C-23
Operation, 8-9	instruction set index, 5-3
Parameters, 8-32 PID View, 8-49-8-51	<u> </u>
Ramp/Soak, 8-39	R
Reset Windup, 8-10, 8-34	Ramp/Soak Generator, 8-56
Special Features, 8-52	Controls, 8-59
Time Proportioning, 8–66	DirectSOFT Example, 8-61
•	Flag Bit Description Table, 8-24
PID Alarms	Profile Monitoring, 8-60
Alarm Features, 8-3	Table, 8-57
Auto Tuning Error, 8–48	Table Flags, 8–59
Hysteresis, 8-13, 8-36, 8-38	Table Location, 8-25 Test the Profile, 8-62
Monitor Limit, 8–35	Testing, 8–60
Overflow/Underflow Error, 8–38	Remote I/O
Programming Error, 8–38	Port Connections, 4-18
PV Deviation, 8-36 Rate-of-Change, 8-13, 8-37	Remote I/O Expansion, 4-16
Setup Alarms, 8–35	Retentive Memory, 3-10
·	RLL ^{PLUS} , instructions, 7–23–7–29
PID Loop	
Alarms, 8-13	Run Relay, F-7
Configure, 8–26	Run Time Edits, 9-22
Features, 8-2, 8-3	S
Feedforward Control, 8–68	Safety
Freeze Bias, 8-11, 8-34	emergency switch, 2-3
Loop Definitions, 8-21	guidelines, 2-2-2-3
Mode, 8-28 Operating Modes, 8-14	levels of protection, 2-2
	output module power disconnect, 2-3
Special Loop Calculations, 8-14 Setup, 8-18	panel design specifications, 2-4
Terminology, 8-74	planning for, 2–2
Time-Proportioning Control, On/Off Control	sources of assistance, 2-2
Example, 8-67	Scan Time, 3-18
Transfer Mode, 8–27	Sinking/Sourcing, 2-17
Troubleshooting Tips, 8–72	Special Relays, 9-5
Tuning, 8–40	Specifications
Auto , 8-45	component weights, E-2

Index-4

discrete input modules, 2-28-2-39 discrete output modules, 2-40-2-54 panel design, 2-4 Stage Counter instruction, 7-16 Stage programming, 7-2 convergence, 7-19 four steps to writing a stage program, 7-9 garage door opener example, 7-10 initial stages, 7-5 instructions, 7-23-7-29 introduction, 7-2 jump instruction, 7-7 managing large programs, 7-21 mutually exclusive transitions, 7-14 parallel processes, 7-12 parallel processing concepts, 7-19 power flow transition, 7-18 program organization, 7-15 questions and answers, 7-29 stage view, 7-28 state transition diagrams, 7-3 supervisor process, 7-17 timer inside stage, 7-13 unconditional outputs, 7-18 Stages, blocks, 7-27 System component dimensions, 2-10 memory initialization, 3-9 panel design specifications, 2-4 V-Memory, 3-27 System design strategies, 4-2 Timed drum, 6-12 Troubleshooting, 9-16 cabinet air environment, 9-2 error codes, B-2 special relays for, 9-5 V-memory locations for, 9-4 fatal errors, 9-3 finding diagnostic information, 9-3 I/O modules, A-5 selecting a new configuration, A-5 low battery, 9-2 machine startup and program, 9-17 non-fatal errors, 9-3

W

Watchdog Timer, A-6
Wiring, base power supply, 2-13



Velocity algorithm, 8-30

W

Watchdog Timer, A-6
Wiring, base power supply, 2-11